Пример #1
0
 public static void emitUnary(
     CompilationResultBuilder crb,
     SPARCMacroAssembler masm,
     SPARCArithmetic opcode,
     Value dst,
     Value src,
     LIRFrameState info,
     SPARCDelayedControlTransfer delaySlotLir) {
   int exceptionOffset = -1;
   Label notOrdered = new Label();
   switch (opcode) {
     case INEG:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Neg(asIntReg(src), asIntReg(dst)).emit(masm);
       break;
     case LNEG:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Neg(asLongReg(src), asLongReg(dst)).emit(masm);
       break;
     case INOT:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Not(asIntReg(src), asIntReg(dst)).emit(masm);
       break;
     case LNOT:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Not(asLongReg(src), asLongReg(dst)).emit(masm);
       break;
     case D2F:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Fdtos(asDoubleReg(src), asFloatReg(dst)).emit(masm);
       break;
     case L2D:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Fxtod(asDoubleReg(src), asDoubleReg(dst)).emit(masm);
       break;
     case L2F:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Fxtos(asDoubleReg(src), asFloatReg(dst)).emit(masm);
       break;
     case I2D:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Fitod(asFloatReg(src), asDoubleReg(dst)).emit(masm);
       break;
     case I2L:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Signx(asIntReg(src), asLongReg(dst)).emit(masm);
       break;
     case L2I:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Signx(asLongReg(src), asIntReg(dst)).emit(masm);
       break;
     case B2L:
       new Sll(asIntReg(src), 24, asLongReg(dst)).emit(masm);
       delaySlotLir.emitControlTransfer(crb, masm);
       new Sra(asLongReg(dst), 24, asLongReg(dst)).emit(masm);
       break;
     case B2I:
       new Sll(asIntReg(src), 24, asIntReg(dst)).emit(masm);
       delaySlotLir.emitControlTransfer(crb, masm);
       new Sra(asIntReg(dst), 24, asIntReg(dst)).emit(masm);
       break;
     case S2L:
       new Sll(asIntReg(src), 16, asLongReg(dst)).emit(masm);
       delaySlotLir.emitControlTransfer(crb, masm);
       new Sra(asLongReg(dst), 16, asLongReg(dst)).emit(masm);
       break;
     case S2I:
       new Sll(asIntReg(src), 16, asIntReg(dst)).emit(masm);
       delaySlotLir.emitControlTransfer(crb, masm);
       new Sra(asIntReg(dst), 16, asIntReg(dst)).emit(masm);
       break;
     case I2F:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Fitos(asFloatReg(src), asFloatReg(dst)).emit(masm);
       break;
     case F2D:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Fstod(asFloatReg(src), asDoubleReg(dst)).emit(masm);
       break;
     case F2L:
       new Fcmp(CC.Fcc0, Opfs.Fcmps, asFloatReg(src), asFloatReg(src)).emit(masm);
       new Fbo(true, notOrdered).emit(masm);
       new Fstox(asFloatReg(src), asDoubleReg(dst)).emit(masm);
       new Fsubd(asDoubleReg(dst), asDoubleReg(dst), asDoubleReg(dst)).emit(masm);
       masm.bind(notOrdered);
       break;
     case F2I:
       new Fcmp(CC.Fcc0, Opfs.Fcmps, asFloatReg(src), asFloatReg(src)).emit(masm);
       new Fbo(true, notOrdered).emit(masm);
       new Fstoi(asFloatReg(src), asFloatReg(dst)).emit(masm);
       new Fitos(asFloatReg(dst), asFloatReg(dst)).emit(masm);
       new Fsubs(asFloatReg(dst), asFloatReg(dst), asFloatReg(dst)).emit(masm);
       masm.bind(notOrdered);
       break;
     case D2L:
       new Fcmp(CC.Fcc0, Opfs.Fcmpd, asDoubleReg(src), asDoubleReg(src)).emit(masm);
       new Fbo(false, notOrdered).emit(masm);
       new Fdtox(asDoubleReg(src), asDoubleReg(dst)).emit(masm);
       new Fxtod(asDoubleReg(dst), asDoubleReg(dst)).emit(masm);
       new Fsubd(asDoubleReg(dst), asDoubleReg(dst), asDoubleReg(dst)).emit(masm);
       masm.bind(notOrdered);
       break;
     case D2I:
       new Fcmp(CC.Fcc0, Opfs.Fcmpd, asDoubleReg(src), asDoubleReg(src)).emit(masm);
       new Fbo(true, notOrdered).emit(masm);
       new Fdtoi(asDoubleReg(src), asFloatReg(dst)).emit(masm);
       new Fsubs(asFloatReg(dst), asFloatReg(dst), asFloatReg(dst)).emit(masm);
       new Fstoi(asFloatReg(dst), asFloatReg(dst)).emit(masm);
       masm.bind(notOrdered);
       break;
     case FNEG:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Fnegs(asFloatReg(src), asFloatReg(dst)).emit(masm);
       break;
     case DNEG:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Fnegd(asDoubleReg(src), asDoubleReg(dst)).emit(masm);
       break;
     default:
       throw GraalInternalError.shouldNotReachHere("missing: " + opcode);
   }
   if (info != null) {
     assert exceptionOffset != -1;
     crb.recordImplicitException(exceptionOffset, info);
   }
 }
Пример #2
0
 public static void emitRegReg(
     CompilationResultBuilder crb,
     SPARCMacroAssembler masm,
     SPARCArithmetic opcode,
     Value dst,
     Value src1,
     Value src2,
     LIRFrameState info,
     SPARCDelayedControlTransfer delaySlotLir) {
   int exceptionOffset = -1;
   assert !isConstant(src1) : src1;
   assert !isConstant(src2) : src2;
   switch (opcode) {
     case IADD:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Add(asIntReg(src1), asIntReg(src2), asIntReg(dst)).emit(masm);
       break;
     case ISUB:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Sub(asIntReg(src1), asIntReg(src2), asIntReg(dst)).emit(masm);
       break;
     case IMUL:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Mulx(asIntReg(src1), asIntReg(src2), asIntReg(dst)).emit(masm);
       break;
     case IDIV:
       new Signx(asIntReg(src1), asIntReg(src1)).emit(masm);
       new Signx(asIntReg(src2), asIntReg(src2)).emit(masm);
       delaySlotLir.emitControlTransfer(crb, masm);
       exceptionOffset = masm.position();
       new Sdivx(asIntReg(src1), asIntReg(src2), asIntReg(dst)).emit(masm);
       break;
     case IUDIV:
       new Signx(asIntReg(src1), asIntReg(src1)).emit(masm);
       new Signx(asIntReg(src2), asIntReg(src2)).emit(masm);
       delaySlotLir.emitControlTransfer(crb, masm);
       exceptionOffset = masm.position();
       new Udivx(asIntReg(src1), asIntReg(src2), asIntReg(dst)).emit(masm);
       break;
     case IAND:
       delaySlotLir.emitControlTransfer(crb, masm);
       new And(asIntReg(src1), asIntReg(src2), asIntReg(dst)).emit(masm);
       break;
     case IOR:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Or(asIntReg(src1), asIntReg(src2), asIntReg(dst)).emit(masm);
       break;
     case IXOR:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Xor(asIntReg(src1), asIntReg(src2), asIntReg(dst)).emit(masm);
       break;
     case ISHL:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Sll(asIntReg(src1), asIntReg(src2), asIntReg(dst)).emit(masm);
       break;
     case ISHR:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Sra(asIntReg(src1), asIntReg(src2), asIntReg(dst)).emit(masm);
       break;
     case IUSHR:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Srl(asIntReg(src1), asIntReg(src2), asIntReg(dst)).emit(masm);
       break;
     case IREM:
       throw GraalInternalError.unimplemented();
     case LADD:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Add(asLongReg(src1), asLongReg(src2), asLongReg(dst)).emit(masm);
       break;
     case LSUB:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Sub(asLongReg(src1), asLongReg(src2), asLongReg(dst)).emit(masm);
       break;
     case LMUL:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Mulx(asLongReg(src1), asLongReg(src2), asLongReg(dst)).emit(masm);
       break;
     case LDIV:
       delaySlotLir.emitControlTransfer(crb, masm);
       exceptionOffset = masm.position();
       new Sdivx(asLongReg(src1), asLongReg(src2), asLongReg(dst)).emit(masm);
       break;
     case LUDIV:
       delaySlotLir.emitControlTransfer(crb, masm);
       exceptionOffset = masm.position();
       new Udivx(asLongReg(src1), asLongReg(src2), asLongReg(dst)).emit(masm);
       break;
     case LAND:
       delaySlotLir.emitControlTransfer(crb, masm);
       new And(asLongReg(src1), asLongReg(src2), asLongReg(dst)).emit(masm);
       break;
     case LOR:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Or(asLongReg(src1), asLongReg(src2), asLongReg(dst)).emit(masm);
       break;
     case LXOR:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Xor(asLongReg(src1), asLongReg(src2), asLongReg(dst)).emit(masm);
       break;
     case LSHL:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Sllx(asLongReg(src1), asIntReg(src2), asLongReg(dst)).emit(masm);
       break;
     case LSHR:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Srax(asLongReg(src1), asIntReg(src2), asLongReg(dst)).emit(masm);
       break;
     case LUSHR:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Srlx(asLongReg(src1), asIntReg(src2), asLongReg(dst)).emit(masm);
       break;
     case FADD:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Fadds(asFloatReg(src1), asFloatReg(src2), asFloatReg(dst)).emit(masm);
       break;
     case FSUB:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Fsubs(asFloatReg(src1), asFloatReg(src2), asFloatReg(dst)).emit(masm);
       break;
     case FMUL:
       delaySlotLir.emitControlTransfer(crb, masm);
       if (dst.getPlatformKind() == Kind.Double) {
         new Fsmuld(asFloatReg(src1), asFloatReg(src2), asDoubleReg(dst)).emit(masm);
       } else if (dst.getPlatformKind() == Kind.Float) {
         new Fmuls(asFloatReg(src1), asFloatReg(src2), asFloatReg(dst)).emit(masm);
       }
       break;
     case FDIV:
       delaySlotLir.emitControlTransfer(crb, masm);
       exceptionOffset = masm.position();
       new Fdivs(asFloatReg(src1), asFloatReg(src2), asFloatReg(dst)).emit(masm);
       break;
     case FREM:
       throw GraalInternalError.unimplemented();
     case DADD:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Faddd(asDoubleReg(src1), asDoubleReg(src2), asDoubleReg(dst)).emit(masm);
       break;
     case DSUB:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Fsubd(asDoubleReg(src1), asDoubleReg(src2), asDoubleReg(dst)).emit(masm);
       break;
     case DMUL:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Fmuld(asDoubleReg(src1), asDoubleReg(src2), asDoubleReg(dst)).emit(masm);
       break;
     case DDIV:
       delaySlotLir.emitControlTransfer(crb, masm);
       exceptionOffset = masm.position();
       new Fdivd(asDoubleReg(src1), asDoubleReg(src2), asDoubleReg(dst)).emit(masm);
       break;
     case DREM:
       throw GraalInternalError.unimplemented();
     case DAND:
       delaySlotLir.emitControlTransfer(crb, masm);
       new Fandd(asDoubleReg(src1), asDoubleReg(src2), asDoubleReg(dst)).emit(masm);
       break;
     default:
       throw GraalInternalError.shouldNotReachHere();
   }
   if (info != null) {
     assert exceptionOffset != -1;
     crb.recordImplicitException(exceptionOffset, info);
   }
 }
Пример #3
0
 public static void emitRem(
     CompilationResultBuilder crb,
     SPARCMacroAssembler masm,
     SPARCArithmetic opcode,
     Value dst,
     Value src1,
     Value src2,
     Value scratch1,
     Value scratch2,
     LIRFrameState info,
     SPARCDelayedControlTransfer delaySlotLir) {
   int exceptionOffset = -1;
   if (!isConstant(src1) && isConstant(src2)) {
     assert isSimm13(crb.asIntConst(src2));
     assert !src1.equals(scratch1);
     assert !src1.equals(scratch2);
     assert !src2.equals(scratch1);
     switch (opcode) {
       case IREM:
         new Sra(asIntReg(src1), 0, asIntReg(dst)).emit(masm);
         exceptionOffset = masm.position();
         new Sdivx(asIntReg(dst), crb.asIntConst(src2), asIntReg(scratch1)).emit(masm);
         new Mulx(asIntReg(scratch1), crb.asIntConst(src2), asIntReg(scratch2)).emit(masm);
         delaySlotLir.emitControlTransfer(crb, masm);
         new Sub(asIntReg(dst), asIntReg(scratch2), asIntReg(dst)).emit(masm);
         break;
       case LREM:
         exceptionOffset = masm.position();
         new Sdivx(asLongReg(src1), crb.asIntConst(src2), asLongReg(scratch1)).emit(masm);
         new Mulx(asLongReg(scratch1), crb.asIntConst(src2), asLongReg(scratch2)).emit(masm);
         delaySlotLir.emitControlTransfer(crb, masm);
         new Sub(asLongReg(src1), asLongReg(scratch2), asLongReg(dst)).emit(masm);
         break;
       case LUREM:
         exceptionOffset = masm.position();
         new Udivx(asLongReg(src1), crb.asIntConst(src2), asLongReg(scratch1)).emit(masm);
         new Mulx(asLongReg(scratch1), crb.asIntConst(src2), asLongReg(scratch2)).emit(masm);
         delaySlotLir.emitControlTransfer(crb, masm);
         new Sub(asLongReg(src1), asLongReg(scratch2), asLongReg(dst)).emit(masm);
         break;
       case IUREM:
         GraalInternalError.unimplemented();
         break;
       default:
         throw GraalInternalError.shouldNotReachHere();
     }
   } else if (isRegister(src1) && isRegister(src2)) {
     Value srcLeft = src1;
     switch (opcode) {
       case LREM:
         if (isConstant(src1)) {
           new Setx(crb.asLongConst(src1), asLongReg(scratch2), false).emit(masm);
           srcLeft = scratch2;
         }
         assert !asLongReg(srcLeft).equals(asLongReg(scratch1));
         assert !asLongReg(src2).equals(asLongReg(scratch1));
         // But src2 can be scratch2
         exceptionOffset = masm.position();
         new Sdivx(asLongReg(srcLeft), asLongReg(src2), asLongReg(scratch1)).emit(masm);
         new Mulx(asLongReg(scratch1), asLongReg(src2), asLongReg(scratch1)).emit(masm);
         delaySlotLir.emitControlTransfer(crb, masm);
         new Sub(asLongReg(srcLeft), asLongReg(scratch1), asLongReg(dst)).emit(masm);
         break;
       case LUREM:
         if (isConstant(src1)) {
           new Setx(crb.asLongConst(src1), asLongReg(scratch2), false).emit(masm);
           srcLeft = scratch2;
         }
         assert !asLongReg(srcLeft).equals(asLongReg(scratch1));
         assert !asLongReg(src2).equals(asLongReg(scratch1));
         exceptionOffset = masm.position();
         new Udivx(asLongReg(srcLeft), asLongReg(src2), asLongReg(scratch1)).emit(masm);
         new Mulx(asLongReg(scratch1), asLongReg(src2), asLongReg(scratch1)).emit(masm);
         delaySlotLir.emitControlTransfer(crb, masm);
         new Sub(asLongReg(srcLeft), asLongReg(scratch1), asLongReg(dst)).emit(masm);
         break;
       case IREM:
         if (isConstant(src1)) {
           new Setx(crb.asIntConst(src1), asIntReg(scratch2), false).emit(masm);
           srcLeft = scratch2;
         }
         assert !asIntReg(srcLeft).equals(asIntReg(scratch1));
         assert !asIntReg(src2).equals(asIntReg(scratch1));
         new Sra(asIntReg(src1), 0, asIntReg(scratch1)).emit(masm);
         new Sra(asIntReg(src2), 0, asIntReg(scratch2)).emit(masm);
         exceptionOffset = masm.position();
         new Sdivx(asIntReg(scratch1), asIntReg(scratch2), asIntReg(dst)).emit(masm);
         new Mulx(asIntReg(dst), asIntReg(scratch2), asIntReg(dst)).emit(masm);
         delaySlotLir.emitControlTransfer(crb, masm);
         new Sub(asIntReg(scratch1), asIntReg(dst), asIntReg(dst)).emit(masm);
         break;
       case IUREM:
         assert !asIntReg(dst).equals(asIntReg(scratch1));
         assert !asIntReg(dst).equals(asIntReg(scratch2));
         new Srl(asIntReg(src1), 0, asIntReg(scratch1)).emit(masm);
         new Srl(asIntReg(src2), 0, asIntReg(dst)).emit(masm);
         exceptionOffset = masm.position();
         new Udivx(asIntReg(scratch1), asIntReg(dst), asIntReg(scratch2)).emit(masm);
         new Mulx(asIntReg(scratch2), asIntReg(dst), asIntReg(dst)).emit(masm);
         delaySlotLir.emitControlTransfer(crb, masm);
         new Sub(asIntReg(scratch1), asIntReg(dst), asIntReg(dst)).emit(masm);
         break;
       default:
         throw GraalInternalError.shouldNotReachHere();
     }
   } else {
     throw GraalInternalError.shouldNotReachHere();
   }
   if (info != null) {
     assert exceptionOffset != -1;
     crb.recordImplicitException(exceptionOffset, info);
   }
 }
Пример #4
0
 private static void emitRegConstant(
     CompilationResultBuilder crb,
     SPARCMacroAssembler masm,
     SPARCArithmetic opcode,
     Value dst,
     Value src1,
     Constant src2,
     LIRFrameState info,
     SPARCDelayedControlTransfer delaySlotLir) {
   assert isSimm13(crb.asIntConst(src2)) : src2;
   int constant = crb.asIntConst(src2);
   int exceptionOffset = -1;
   delaySlotLir.emitControlTransfer(crb, masm);
   switch (opcode) {
     case IADD:
       new Add(asIntReg(src1), constant, asIntReg(dst)).emit(masm);
       break;
     case ISUB:
       new Sub(asIntReg(src1), constant, asIntReg(dst)).emit(masm);
       break;
     case IMUL:
       new Mulx(asIntReg(src1), constant, asIntReg(dst)).emit(masm);
       break;
     case IDIV:
       new Sdivx(asIntReg(src1), constant, asIntReg(dst)).emit(masm);
       break;
     case IUDIV:
       new Udivx(asIntReg(src1), constant, asIntReg(dst)).emit(masm);
       break;
     case IAND:
       new And(asIntReg(src1), constant, asIntReg(dst)).emit(masm);
       break;
     case ISHL:
       new Sll(asIntReg(src1), constant, asIntReg(dst)).emit(masm);
       break;
     case ISHR:
       new Sra(asIntReg(src1), constant, asIntReg(dst)).emit(masm);
       break;
     case IUSHR:
       new Srl(asIntReg(src1), constant, asIntReg(dst)).emit(masm);
       break;
     case IOR:
       new Or(asIntReg(src1), constant, asIntReg(dst)).emit(masm);
       break;
     case IXOR:
       new Xor(asIntReg(src1), constant, asIntReg(dst)).emit(masm);
       break;
     case LADD:
       new Add(asLongReg(src1), constant, asLongReg(dst)).emit(masm);
       break;
     case LSUB:
       new Sub(asLongReg(src1), constant, asLongReg(dst)).emit(masm);
       break;
     case LMUL:
       new Mulx(asLongReg(src1), constant, asLongReg(dst)).emit(masm);
       break;
     case LDIV:
       exceptionOffset = masm.position();
       new Sdivx(asLongReg(src1), constant, asLongReg(dst)).emit(masm);
       break;
     case LUDIV:
       exceptionOffset = masm.position();
       new Udivx(asLongReg(src1), constant, asLongReg(dst)).emit(masm);
       break;
     case LAND:
       new And(asLongReg(src1), constant, asLongReg(dst)).emit(masm);
       break;
     case LOR:
       new Or(asLongReg(src1), constant, asLongReg(dst)).emit(masm);
       break;
     case LXOR:
       new Xor(asLongReg(src1), constant, asLongReg(dst)).emit(masm);
       break;
     case LSHL:
       new Sllx(asLongReg(src1), constant, asLongReg(dst)).emit(masm);
       break;
     case LSHR:
       new Srax(asLongReg(src1), constant, asLongReg(dst)).emit(masm);
       break;
     case LUSHR:
       new Srlx(asLongReg(src1), constant, asLongReg(dst)).emit(masm);
       break;
     case DAND: // Has no constant implementation in SPARC
     case FADD:
     case FMUL:
     case FDIV:
     case DADD:
     case DMUL:
     case DDIV:
     default:
       throw GraalInternalError.shouldNotReachHere();
   }
   if (info != null) {
     assert exceptionOffset != -1;
     crb.recordImplicitException(exceptionOffset, info);
   }
 }